

diagram of a 4-bit register with using D flip-flop.

Note: Attempt all questions. Be precise in your answer.

SECTION D

Q4:- Attempt any **two** of the following :

SECTION A

10×2=20

Q1:- Attempt any **four** of the following :

1. Derive a circuit that implement the Boolean function $Y = (AB + CD + AED + CEB)'$ using six MOS transistors. 4×5=20
2. Convert the following numbers with the indicated bases to decimal :
(a) (198)₁₀
(b) Calculate the noise margin of the ECL gate.
3. Draw the circuit diagram of 3-input TTL NAND gate with totem pole output and discuss its operation.
2. Convert decimal +46 and +29 to binary, using the signed 2's complement representation and enough digits to accommodate the numbers. Then (+29) + (-42).
3. Represent the decimal number 5137 in

SECTION E

Q5:- Attempt any **two** of the following :

(a) BCD

(b) Excess -3 code

10×2=20

1. What are the different types of hazards in asynchronous sequential circuits? Differentiate static-0 and static-1 hazards with waveform.
4. Express the following function as a sum of minterms and as a product of maxterms :
 $F(A, B, C, D) = B'D = AD = BD$.
2. How does a static RAM cell differ from a dynamic RAM cell? What timing parameters determine its operating speed? Draw the typical write cycle timing for static RAM.
5. Minimize the following expression using K-map :
(a) Write a short note on one and multidimensional selection arrangement of memories.
 $F(A, B, C) = (1, 2, 6, 7) + d(0, 5)$.
- (b) Design a combinational circuit using ROM. The circuit accepts 3-bit number and discuss the Hamming code? How does it detect and correct single error?
output a binary number equal to the square of the input number.

SECTION B

Q2:- Attempt any **four** of the following :

4×5=20

1. Implement a full adder with a decoder and NAND gates.
2. Design an excess 3 to BCD decoder using the unused combinations of the code as don't care conditions
3. Design a 2-bit comparator using logic gates.
4. Implement a 16:1 Multiplexer using 4:1 Multiplexers.
5. Design a 2-bit comparator using logic gates.
6. Implement the function
 $Y = A'B'C + ABCD' + A'BCD + AB + C$ using **PLA**.

SECTION C

Q3:- Attempt any **two** of the following :

10×2=20

1. What is race-around condition? How does it get eliminated in master-slave J-K flip-flop?
2. Design and implement a MOD-8 synchronous up/down counter using J-K flip-flop?
3. Explain how to convert serial data. What type of register is needed? Design the logic